# **MASCOT** Real-Time $4 \times 4$ MIMO-OFDM Testbed

## **FPGA Subsystem**



IBM PowerPC 405 Processor

• 5 stage execution pipeline

• 16 kB 2-way set-associative

• 2x 128 kB instruction and

• Hardware multiply/divide

35-cycle integer division

instruction and data cache

• Static branch prediction

• 32 bit RISC CPU,

32 registers

data memory

4-cycle integer

multiplication

unit:

#### System Outline

- 240 MHz IBM PowerPC 405 (FPGA-internal hard macro)
- MAC-related digital logic on one FPGA
- 4 MB external SRAM

#### Interconnections

- 80 MHz 64 bit processor local bus (PLB)
- 80 MHz 32 bit system bus (AHB)
- Peripheral bus for configuration (APB)

### **Constellation Diagrams**



## **Coaxial Cable**

EVM: 2.0357 % EVM: -33.8258 d

Constellation diagrams for different modulation schemes across a coaxial cable (orthogonal channel) - for characterization of impairments caused by RF imperfections, e.g., frequency offset or phase noise.



EVM: 11.1983 % EVM: -19.017 dB





EVM: 1.8556 % EVM: -34.6304 dB

## **Digital Loopback**

Constellation diagrams for different modulation schemes in digital loopback mode (orthogonal channel) - for characterization of the implementation loss in the digital domain.



### **Real-World**

Constellation diagrams for different modulation schemes across a real-world wireless MIMO channel revealing real-world propagation effects such as fading or interference.

## **Raw MAC-Layer Throughput**

#### MASCOT Testbed





Constraints: 0.4 µs guard interval, 16 µs interframe space, 40 µs PHY header (HT-GF), 3 byte service, tail, and padding, 30 byte MAC header, 4 byte FCS

## **Future Work**



71 Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Institut für Integrierte Systeme

Integrated Systems Laboratory

Assumptions: entire MAC protocol overhead, perfect channel state information, no interference, no outage, no errors, no retransmissions

- Testbed integration of MMSE sorted QR decomposition (SQRD) ASIC for MIMO preprocessing.
- FPGA implementation of advanced MIMO detection algorithms, i.e., near-ML or ML performanceachieving detection schemes.
- Implementation of simultaneous collision-based multi-user MIMO transmission schemes.

